With each device generation, the semiconductor content increases, leading to an increase in test complexity. This increase in test complexity is driving the need for more and more scan pattern memory.

The industry’s insatiable need for power in high-performance computing (HPC) is creating problems for test cells, which need to deliver very high currents at very consistent voltage levels through the ...